diff --git a/bricks/execall.cs b/bricks/execall.cs index e814117..d841cfc 100644 --- a/bricks/execall.cs +++ b/bricks/execall.cs @@ -7,6 +7,7 @@ exec("./gates/diode.cs"); exec("./gates/NOT.cs"); exec("./gates/verticalDiode.cs"); exec("./gates/verticalNOT.cs"); +exec("./gates/srlatch.cs"); exec("./inputs/switch.cs"); exec("./inputs/button.cs"); diff --git a/bricks/gates/srlatch.cs b/bricks/gates/srlatch.cs new file mode 100644 index 0000000..0dc323b --- /dev/null +++ b/bricks/gates/srlatch.cs @@ -0,0 +1,52 @@ + +datablock fxDtsBrickData(LogicGate_GateSRLatch_Data){ + brickFile = $LuaLogic::Path @ "bricks/gen/newbricks/AND 2 Bit.blb"; + iconName = $LuaLogic::Path @ "bricks/gen/newicons/AND 2 Bit"; + + category = "Logic Bricks"; + subCategory = "Gates"; + uiName = "SR Latch"; + logicUIName = "SR Latch"; + logicUIDesc = ""; + + hasPrint = 1; + printAspectRatio = "Logic"; + + logicBrickSize = "2 1 1"; + orientationFix = 3; + + isLogic = true; + isLogicGate = true; + isLogicInput = false; + + logicInit = ""; + logicInput = ""; + logicUpdate = + "return function(gate) " @ + " if Gate.getportstate(gate, 1)~=0 then Gate.setportstate(gate, 3, 0) " @ + " elseif Gate.getportstate(gate, 2)~=0 then Gate.setportstate(gate, 3, 1) " @ + " end " @ + "end" + ; + logicGlobal = ""; + + numLogicPorts = 3; + + logicPortType[0] = 1; + logicPortPos[0] = "1 0 0"; + logicPortDir[0] = 3; + logicPortUIName[0] = "R"; + logicPortCauseUpdate[0] = true; + + logicPortType[1] = 1; + logicPortPos[1] = "-1 0 0"; + logicPortDir[1] = 3; + logicPortUIName[1] = "S"; + logicPortCauseUpdate[1] = true; + + logicPortType[2] = 0; + logicPortPos[2] = "1 0 0"; + logicPortDir[2] = 1; + logicPortUIName[2] = "Out"; + +}; diff --git a/bricks/gen/execall.cs b/bricks/gen/execall.cs index c69c5dc..364e26e 100644 --- a/bricks/gen/execall.cs +++ b/bricks/gen/execall.cs @@ -26,13 +26,12 @@ exec("./newcode/Wire 1x25f.cs"); exec("./newcode/Wire 1x26f.cs"); exec("./newcode/Wire 1x27f.cs"); exec("./newcode/Wire 1x28f.cs"); -exec("./newcode/Wire 1x39f.cs"); +exec("./newcode/Wire 1x29f.cs"); exec("./newcode/Wire 1x30f.cs"); exec("./newcode/Wire 1x31f.cs"); exec("./newcode/Wire 1x32f.cs"); exec("./newcode/Wire 1x48f.cs"); exec("./newcode/Wire 1x64f.cs"); -exec("./newcode/Wire 1x1f.cs"); exec("./newcode/Wire 1x1x2f.cs"); exec("./newcode/Wire 1x1.cs"); exec("./newcode/Wire 1x1x4f.cs"); @@ -82,10 +81,14 @@ exec("./newcode/Wire 1x1x47f.cs"); exec("./newcode/Wire 1x1x16.cs"); exec("./newcode/Wire 1x1x56f.cs"); exec("./newcode/Wire 1x1x64f.cs"); +exec("./newcode/Wire 1x1x65f.cs"); +exec("./newcode/Wire 1x1x22.cs"); exec("./newcode/Wire 1x1x24.cs"); exec("./newcode/Wire 1x1x80f.cs"); exec("./newcode/Wire 1x1x32.cs"); +exec("./newcode/Wire 1x1x112f.cs"); exec("./newcode/Wire 1x1x128f.cs"); +exec("./newcode/Wire 1x1x48.cs"); exec("./newcode/Wire 1x1x160f.cs"); exec("./newcode/Wire 1x2x5f.cs"); exec("./newcode/Wire 64x64f.cs"); diff --git a/bricks/gen/newbricks/Wire 1x1x112f.blb b/bricks/gen/newbricks/Wire 1x1x112f.blb new file mode 100644 index 0000000..4a3dffe --- /dev/null +++ b/bricks/gen/newbricks/Wire 1x1x112f.blb @@ -0,0 +1,2 @@ +1 1 112 +BRICK \ No newline at end of file diff --git a/bricks/gen/newbricks/Wire 1x1x22.blb b/bricks/gen/newbricks/Wire 1x1x22.blb new file mode 100644 index 0000000..c55143b --- /dev/null +++ b/bricks/gen/newbricks/Wire 1x1x22.blb @@ -0,0 +1,2 @@ +1 1 66 +BRICK \ No newline at end of file diff --git a/bricks/gen/newbricks/Wire 1x1x48.blb b/bricks/gen/newbricks/Wire 1x1x48.blb new file mode 100644 index 0000000..3716b4b --- /dev/null +++ b/bricks/gen/newbricks/Wire 1x1x48.blb @@ -0,0 +1,2 @@ +1 1 144 +BRICK \ No newline at end of file diff --git a/bricks/gen/newbricks/Wire 1x1x65f.blb b/bricks/gen/newbricks/Wire 1x1x65f.blb new file mode 100644 index 0000000..2506f9f --- /dev/null +++ b/bricks/gen/newbricks/Wire 1x1x65f.blb @@ -0,0 +1,2 @@ +1 1 65 +BRICK \ No newline at end of file diff --git a/bricks/gen/newbricks/Wire 1x29f.blb b/bricks/gen/newbricks/Wire 1x29f.blb new file mode 100644 index 0000000..0c9cd49 --- /dev/null +++ b/bricks/gen/newbricks/Wire 1x29f.blb @@ -0,0 +1,2 @@ +1 29 1 +BRICK \ No newline at end of file diff --git a/bricks/gen/newbricks/Wire 1x39f.blb b/bricks/gen/newbricks/Wire 1x39f.blb deleted file mode 100644 index b677c34..0000000 --- a/bricks/gen/newbricks/Wire 1x39f.blb +++ /dev/null @@ -1,2 +0,0 @@ -1 39 1 -BRICK \ No newline at end of file diff --git a/bricks/gen/newcode/ROM 16x16.cs b/bricks/gen/newcode/ROM 16x16.cs index f2f80ab..52f4df1 100644 --- a/bricks/gen/newcode/ROM 16x16.cs +++ b/bricks/gen/newcode/ROM 16x16.cs @@ -39,7 +39,7 @@ datablock fxDtsBrickData(LogicGate_Rom16x16_Data){ ; logicUpdate = "return function(gate) " @ - " if Gate.getportstate(gate, 10) then " @ + " if Gate.getportstate(gate, 10)~=0 then " @ " Gate.setportstate(gate, 9, gate.romdata[( " @ " (Gate.getportstate(gate, 1)) " @ " + (Gate.getportstate(gate, 2) * 2) " @ @@ -67,49 +67,41 @@ datablock fxDtsBrickData(LogicGate_Rom16x16_Data){ logicPortPos[0] = "15 -15 0"; logicPortDir[0] = 3; logicPortUIName[0] = "Addr0"; - logicPortCauseUpdate[0] = true; logicPortType[1] = 1; logicPortPos[1] = "13 -15 0"; logicPortDir[1] = 3; logicPortUIName[1] = "Addr1"; - logicPortCauseUpdate[1] = true; logicPortType[2] = 1; logicPortPos[2] = "11 -15 0"; logicPortDir[2] = 3; logicPortUIName[2] = "Addr2"; - logicPortCauseUpdate[2] = true; logicPortType[3] = 1; logicPortPos[3] = "9 -15 0"; logicPortDir[3] = 3; logicPortUIName[3] = "Addr3"; - logicPortCauseUpdate[3] = true; logicPortType[4] = 1; logicPortPos[4] = "7 -15 0"; logicPortDir[4] = 3; logicPortUIName[4] = "Addr4"; - logicPortCauseUpdate[4] = true; logicPortType[5] = 1; logicPortPos[5] = "5 -15 0"; logicPortDir[5] = 3; logicPortUIName[5] = "Addr5"; - logicPortCauseUpdate[5] = true; logicPortType[6] = 1; logicPortPos[6] = "3 -15 0"; logicPortDir[6] = 3; logicPortUIName[6] = "Addr6"; - logicPortCauseUpdate[6] = true; logicPortType[7] = 1; logicPortPos[7] = "1 -15 0"; logicPortDir[7] = 3; logicPortUIName[7] = "Addr7"; - logicPortCauseUpdate[7] = true; logicPortType[8] = 0; logicPortPos[8] = "15 15 0"; diff --git a/bricks/gen/newcode/ROM 16x8.cs b/bricks/gen/newcode/ROM 16x8.cs index 8ca8544..8115b7b 100644 --- a/bricks/gen/newcode/ROM 16x8.cs +++ b/bricks/gen/newcode/ROM 16x8.cs @@ -39,7 +39,7 @@ datablock fxDtsBrickData(LogicGate_Rom16x8_Data){ ; logicUpdate = "return function(gate) " @ - " if Gate.getportstate(gate, 9) then " @ + " if Gate.getportstate(gate, 9)~=0 then " @ " Gate.setportstate(gate, 8, gate.romdata[( " @ " (Gate.getportstate(gate, 1)) " @ " + (Gate.getportstate(gate, 2) * 2) " @ @@ -66,43 +66,36 @@ datablock fxDtsBrickData(LogicGate_Rom16x8_Data){ logicPortPos[0] = "15 -7 0"; logicPortDir[0] = 3; logicPortUIName[0] = "Addr0"; - logicPortCauseUpdate[0] = true; logicPortType[1] = 1; logicPortPos[1] = "13 -7 0"; logicPortDir[1] = 3; logicPortUIName[1] = "Addr1"; - logicPortCauseUpdate[1] = true; logicPortType[2] = 1; logicPortPos[2] = "11 -7 0"; logicPortDir[2] = 3; logicPortUIName[2] = "Addr2"; - logicPortCauseUpdate[2] = true; logicPortType[3] = 1; logicPortPos[3] = "9 -7 0"; logicPortDir[3] = 3; logicPortUIName[3] = "Addr3"; - logicPortCauseUpdate[3] = true; logicPortType[4] = 1; logicPortPos[4] = "7 -7 0"; logicPortDir[4] = 3; logicPortUIName[4] = "Addr4"; - logicPortCauseUpdate[4] = true; logicPortType[5] = 1; logicPortPos[5] = "5 -7 0"; logicPortDir[5] = 3; logicPortUIName[5] = "Addr5"; - logicPortCauseUpdate[5] = true; logicPortType[6] = 1; logicPortPos[6] = "3 -7 0"; logicPortDir[6] = 3; logicPortUIName[6] = "Addr6"; - logicPortCauseUpdate[6] = true; logicPortType[7] = 0; logicPortPos[7] = "15 7 0"; diff --git a/bricks/gen/newcode/ROM 32x16.cs b/bricks/gen/newcode/ROM 32x16.cs index e4dab02..231a88b 100644 --- a/bricks/gen/newcode/ROM 32x16.cs +++ b/bricks/gen/newcode/ROM 32x16.cs @@ -39,7 +39,7 @@ datablock fxDtsBrickData(LogicGate_Rom32x16_Data){ ; logicUpdate = "return function(gate) " @ - " if Gate.getportstate(gate, 11) then " @ + " if Gate.getportstate(gate, 11)~=0 then " @ " Gate.setportstate(gate, 10, gate.romdata[( " @ " (Gate.getportstate(gate, 1)) " @ " + (Gate.getportstate(gate, 2) * 2) " @ @@ -68,55 +68,46 @@ datablock fxDtsBrickData(LogicGate_Rom32x16_Data){ logicPortPos[0] = "31 -15 0"; logicPortDir[0] = 3; logicPortUIName[0] = "Addr0"; - logicPortCauseUpdate[0] = true; logicPortType[1] = 1; logicPortPos[1] = "29 -15 0"; logicPortDir[1] = 3; logicPortUIName[1] = "Addr1"; - logicPortCauseUpdate[1] = true; logicPortType[2] = 1; logicPortPos[2] = "27 -15 0"; logicPortDir[2] = 3; logicPortUIName[2] = "Addr2"; - logicPortCauseUpdate[2] = true; logicPortType[3] = 1; logicPortPos[3] = "25 -15 0"; logicPortDir[3] = 3; logicPortUIName[3] = "Addr3"; - logicPortCauseUpdate[3] = true; logicPortType[4] = 1; logicPortPos[4] = "23 -15 0"; logicPortDir[4] = 3; logicPortUIName[4] = "Addr4"; - logicPortCauseUpdate[4] = true; logicPortType[5] = 1; logicPortPos[5] = "21 -15 0"; logicPortDir[5] = 3; logicPortUIName[5] = "Addr5"; - logicPortCauseUpdate[5] = true; logicPortType[6] = 1; logicPortPos[6] = "19 -15 0"; logicPortDir[6] = 3; logicPortUIName[6] = "Addr6"; - logicPortCauseUpdate[6] = true; logicPortType[7] = 1; logicPortPos[7] = "17 -15 0"; logicPortDir[7] = 3; logicPortUIName[7] = "Addr7"; - logicPortCauseUpdate[7] = true; logicPortType[8] = 1; logicPortPos[8] = "15 -15 0"; logicPortDir[8] = 3; logicPortUIName[8] = "Addr8"; - logicPortCauseUpdate[8] = true; logicPortType[9] = 0; logicPortPos[9] = "31 15 0"; diff --git a/bricks/gen/newcode/ROM 32x32.cs b/bricks/gen/newcode/ROM 32x32.cs index a5f1030..df830f6 100644 --- a/bricks/gen/newcode/ROM 32x32.cs +++ b/bricks/gen/newcode/ROM 32x32.cs @@ -39,7 +39,7 @@ datablock fxDtsBrickData(LogicGate_Rom32x32_Data){ ; logicUpdate = "return function(gate) " @ - " if Gate.getportstate(gate, 12) then " @ + " if Gate.getportstate(gate, 12)~=0 then " @ " Gate.setportstate(gate, 11, gate.romdata[( " @ " (Gate.getportstate(gate, 1)) " @ " + (Gate.getportstate(gate, 2) * 2) " @ @@ -69,61 +69,51 @@ datablock fxDtsBrickData(LogicGate_Rom32x32_Data){ logicPortPos[0] = "31 -31 0"; logicPortDir[0] = 3; logicPortUIName[0] = "Addr0"; - logicPortCauseUpdate[0] = true; logicPortType[1] = 1; logicPortPos[1] = "29 -31 0"; logicPortDir[1] = 3; logicPortUIName[1] = "Addr1"; - logicPortCauseUpdate[1] = true; logicPortType[2] = 1; logicPortPos[2] = "27 -31 0"; logicPortDir[2] = 3; logicPortUIName[2] = "Addr2"; - logicPortCauseUpdate[2] = true; logicPortType[3] = 1; logicPortPos[3] = "25 -31 0"; logicPortDir[3] = 3; logicPortUIName[3] = "Addr3"; - logicPortCauseUpdate[3] = true; logicPortType[4] = 1; logicPortPos[4] = "23 -31 0"; logicPortDir[4] = 3; logicPortUIName[4] = "Addr4"; - logicPortCauseUpdate[4] = true; logicPortType[5] = 1; logicPortPos[5] = "21 -31 0"; logicPortDir[5] = 3; logicPortUIName[5] = "Addr5"; - logicPortCauseUpdate[5] = true; logicPortType[6] = 1; logicPortPos[6] = "19 -31 0"; logicPortDir[6] = 3; logicPortUIName[6] = "Addr6"; - logicPortCauseUpdate[6] = true; logicPortType[7] = 1; logicPortPos[7] = "17 -31 0"; logicPortDir[7] = 3; logicPortUIName[7] = "Addr7"; - logicPortCauseUpdate[7] = true; logicPortType[8] = 1; logicPortPos[8] = "15 -31 0"; logicPortDir[8] = 3; logicPortUIName[8] = "Addr8"; - logicPortCauseUpdate[8] = true; logicPortType[9] = 1; logicPortPos[9] = "13 -31 0"; logicPortDir[9] = 3; logicPortUIName[9] = "Addr9"; - logicPortCauseUpdate[9] = true; logicPortType[10] = 0; logicPortPos[10] = "31 31 0"; diff --git a/bricks/gen/newcode/ROM 4x4.cs b/bricks/gen/newcode/ROM 4x4.cs index cf6299b..80b0bce 100644 --- a/bricks/gen/newcode/ROM 4x4.cs +++ b/bricks/gen/newcode/ROM 4x4.cs @@ -39,7 +39,7 @@ datablock fxDtsBrickData(LogicGate_Rom4x4_Data){ ; logicUpdate = "return function(gate) " @ - " if Gate.getportstate(gate, 6) then " @ + " if Gate.getportstate(gate, 6)~=0 then " @ " Gate.setportstate(gate, 5, gate.romdata[( " @ " (Gate.getportstate(gate, 1)) " @ " + (Gate.getportstate(gate, 2) * 2) " @ @@ -63,25 +63,21 @@ datablock fxDtsBrickData(LogicGate_Rom4x4_Data){ logicPortPos[0] = "3 -3 0"; logicPortDir[0] = 3; logicPortUIName[0] = "Addr0"; - logicPortCauseUpdate[0] = true; logicPortType[1] = 1; logicPortPos[1] = "1 -3 0"; logicPortDir[1] = 3; logicPortUIName[1] = "Addr1"; - logicPortCauseUpdate[1] = true; logicPortType[2] = 1; logicPortPos[2] = "-1 -3 0"; logicPortDir[2] = 3; logicPortUIName[2] = "Addr2"; - logicPortCauseUpdate[2] = true; logicPortType[3] = 1; logicPortPos[3] = "-3 -3 0"; logicPortDir[3] = 3; logicPortUIName[3] = "Addr3"; - logicPortCauseUpdate[3] = true; logicPortType[4] = 0; logicPortPos[4] = "3 3 0"; diff --git a/bricks/gen/newcode/ROM 8x4.cs b/bricks/gen/newcode/ROM 8x4.cs index 30e8a7c..d0e8516 100644 --- a/bricks/gen/newcode/ROM 8x4.cs +++ b/bricks/gen/newcode/ROM 8x4.cs @@ -39,7 +39,7 @@ datablock fxDtsBrickData(LogicGate_Rom8x4_Data){ ; logicUpdate = "return function(gate) " @ - " if Gate.getportstate(gate, 7) then " @ + " if Gate.getportstate(gate, 7)~=0 then " @ " Gate.setportstate(gate, 6, gate.romdata[( " @ " (Gate.getportstate(gate, 1)) " @ " + (Gate.getportstate(gate, 2) * 2) " @ @@ -64,31 +64,26 @@ datablock fxDtsBrickData(LogicGate_Rom8x4_Data){ logicPortPos[0] = "7 -3 0"; logicPortDir[0] = 3; logicPortUIName[0] = "Addr0"; - logicPortCauseUpdate[0] = true; logicPortType[1] = 1; logicPortPos[1] = "5 -3 0"; logicPortDir[1] = 3; logicPortUIName[1] = "Addr1"; - logicPortCauseUpdate[1] = true; logicPortType[2] = 1; logicPortPos[2] = "3 -3 0"; logicPortDir[2] = 3; logicPortUIName[2] = "Addr2"; - logicPortCauseUpdate[2] = true; logicPortType[3] = 1; logicPortPos[3] = "1 -3 0"; logicPortDir[3] = 3; logicPortUIName[3] = "Addr3"; - logicPortCauseUpdate[3] = true; logicPortType[4] = 1; logicPortPos[4] = "-1 -3 0"; logicPortDir[4] = 3; logicPortUIName[4] = "Addr4"; - logicPortCauseUpdate[4] = true; logicPortType[5] = 0; logicPortPos[5] = "7 3 0"; diff --git a/bricks/gen/newcode/ROM 8x8.cs b/bricks/gen/newcode/ROM 8x8.cs index b5515b4..a76445a 100644 --- a/bricks/gen/newcode/ROM 8x8.cs +++ b/bricks/gen/newcode/ROM 8x8.cs @@ -39,7 +39,7 @@ datablock fxDtsBrickData(LogicGate_Rom8x8_Data){ ; logicUpdate = "return function(gate) " @ - " if Gate.getportstate(gate, 8) then " @ + " if Gate.getportstate(gate, 8)~=0 then " @ " Gate.setportstate(gate, 7, gate.romdata[( " @ " (Gate.getportstate(gate, 1)) " @ " + (Gate.getportstate(gate, 2) * 2) " @ @@ -65,37 +65,31 @@ datablock fxDtsBrickData(LogicGate_Rom8x8_Data){ logicPortPos[0] = "7 -7 0"; logicPortDir[0] = 3; logicPortUIName[0] = "Addr0"; - logicPortCauseUpdate[0] = true; logicPortType[1] = 1; logicPortPos[1] = "5 -7 0"; logicPortDir[1] = 3; logicPortUIName[1] = "Addr1"; - logicPortCauseUpdate[1] = true; logicPortType[2] = 1; logicPortPos[2] = "3 -7 0"; logicPortDir[2] = 3; logicPortUIName[2] = "Addr2"; - logicPortCauseUpdate[2] = true; logicPortType[3] = 1; logicPortPos[3] = "1 -7 0"; logicPortDir[3] = 3; logicPortUIName[3] = "Addr3"; - logicPortCauseUpdate[3] = true; logicPortType[4] = 1; logicPortPos[4] = "-1 -7 0"; logicPortDir[4] = 3; logicPortUIName[4] = "Addr4"; - logicPortCauseUpdate[4] = true; logicPortType[5] = 1; logicPortPos[5] = "-3 -7 0"; logicPortDir[5] = 3; logicPortUIName[5] = "Addr5"; - logicPortCauseUpdate[5] = true; logicPortType[6] = 0; logicPortPos[6] = "7 7 0"; diff --git a/bricks/gen/newcode/Wire 1x1f.cs b/bricks/gen/newcode/Wire 1x1f.cs index e385144..6e32afe 100644 --- a/bricks/gen/newcode/Wire 1x1f.cs +++ b/bricks/gen/newcode/Wire 1x1f.cs @@ -4,7 +4,7 @@ datablock fxDtsBrickData(LogicWire_1x1f_Data){ iconName = $LuaLogic::Path @ "bricks/gen/newicons/Wire 1x1f"; category = "Logic Bricks"; - subCategory = "Wires Vertical"; + subCategory = "Wires Horizontal"; uiName = "Wire 1x1f"; logicBrickSize = "1 1 1"; diff --git a/bricks/gen/newcode/Wire 1x1x112f.cs b/bricks/gen/newcode/Wire 1x1x112f.cs new file mode 100644 index 0000000..2b0a094 --- /dev/null +++ b/bricks/gen/newcode/Wire 1x1x112f.cs @@ -0,0 +1,19 @@ + +datablock fxDtsBrickData(LogicWire_1x1x112f_Data){ + brickFile = $LuaLogic::Path @ "bricks/gen/newbricks/Wire 1x1x112f.blb"; + iconName = $LuaLogic::Path @ "bricks/gen/newicons/Wire 1x1x112f"; + + category = "Logic Bricks"; + subCategory = "Wires Vertical"; + uiName = "Wire 1x1x112f"; + + logicBrickSize = "1 1 112"; + orientationFix = 0; + + isLogic = true; + isLogicWire = true; + + + + +}; diff --git a/bricks/gen/newcode/Wire 1x1x22.cs b/bricks/gen/newcode/Wire 1x1x22.cs new file mode 100644 index 0000000..8d1b637 --- /dev/null +++ b/bricks/gen/newcode/Wire 1x1x22.cs @@ -0,0 +1,19 @@ + +datablock fxDtsBrickData(LogicWire_1x1x22_Data){ + brickFile = $LuaLogic::Path @ "bricks/gen/newbricks/Wire 1x1x22.blb"; + iconName = $LuaLogic::Path @ "bricks/gen/newicons/Wire 1x1x22"; + + category = "Logic Bricks"; + subCategory = "Wires Vertical"; + uiName = "Wire 1x1x22"; + + logicBrickSize = "1 1 66"; + orientationFix = 0; + + isLogic = true; + isLogicWire = true; + + + + +}; diff --git a/bricks/gen/newcode/Wire 1x1x48.cs b/bricks/gen/newcode/Wire 1x1x48.cs new file mode 100644 index 0000000..80665ad --- /dev/null +++ b/bricks/gen/newcode/Wire 1x1x48.cs @@ -0,0 +1,19 @@ + +datablock fxDtsBrickData(LogicWire_1x1x48_Data){ + brickFile = $LuaLogic::Path @ "bricks/gen/newbricks/Wire 1x1x48.blb"; + iconName = $LuaLogic::Path @ "bricks/gen/newicons/Wire 1x1x48"; + + category = "Logic Bricks"; + subCategory = "Wires Vertical"; + uiName = "Wire 1x1x48"; + + logicBrickSize = "1 1 144"; + orientationFix = 0; + + isLogic = true; + isLogicWire = true; + + + + +}; diff --git a/bricks/gen/newcode/Wire 1x1x65f.cs b/bricks/gen/newcode/Wire 1x1x65f.cs new file mode 100644 index 0000000..04dccfc --- /dev/null +++ b/bricks/gen/newcode/Wire 1x1x65f.cs @@ -0,0 +1,19 @@ + +datablock fxDtsBrickData(LogicWire_1x1x65f_Data){ + brickFile = $LuaLogic::Path @ "bricks/gen/newbricks/Wire 1x1x65f.blb"; + iconName = $LuaLogic::Path @ "bricks/gen/newicons/Wire 1x1x65f"; + + category = "Logic Bricks"; + subCategory = "Wires Vertical"; + uiName = "Wire 1x1x65f"; + + logicBrickSize = "1 1 65"; + orientationFix = 0; + + isLogic = true; + isLogicWire = true; + + + + +}; diff --git a/bricks/gen/newcode/Wire 1x29f.cs b/bricks/gen/newcode/Wire 1x29f.cs new file mode 100644 index 0000000..d366e6b --- /dev/null +++ b/bricks/gen/newcode/Wire 1x29f.cs @@ -0,0 +1,19 @@ + +datablock fxDtsBrickData(LogicWire_1x29f_Data){ + brickFile = $LuaLogic::Path @ "bricks/gen/newbricks/Wire 1x29f.blb"; + iconName = $LuaLogic::Path @ "bricks/gen/newicons/Wire 1x29f"; + + category = "Logic Bricks"; + subCategory = "Wires Horizontal"; + uiName = "Wire 1x29f"; + + logicBrickSize = "1 29 1"; + orientationFix = 0; + + isLogic = true; + isLogicWire = true; + + + + +}; diff --git a/bricks/gen/newcode/Wire 1x39f.cs b/bricks/gen/newcode/Wire 1x39f.cs deleted file mode 100644 index 4e72421..0000000 --- a/bricks/gen/newcode/Wire 1x39f.cs +++ /dev/null @@ -1,19 +0,0 @@ - -datablock fxDtsBrickData(LogicWire_1x39f_Data){ - brickFile = $LuaLogic::Path @ "bricks/gen/newbricks/Wire 1x39f.blb"; - iconName = $LuaLogic::Path @ "bricks/gen/newicons/Wire 1x39f"; - - category = "Logic Bricks"; - subCategory = "Wires Horizontal"; - uiName = "Wire 1x39f"; - - logicBrickSize = "1 39 1"; - orientationFix = 0; - - isLogic = true; - isLogicWire = true; - - - - -}; diff --git a/bricks/gen/newicons/Wire 1x1x112f.png b/bricks/gen/newicons/Wire 1x1x112f.png new file mode 100644 index 0000000..369c85a Binary files /dev/null and b/bricks/gen/newicons/Wire 1x1x112f.png differ diff --git a/bricks/gen/newicons/Wire 1x1x22.png b/bricks/gen/newicons/Wire 1x1x22.png new file mode 100644 index 0000000..8c316b7 Binary files /dev/null and b/bricks/gen/newicons/Wire 1x1x22.png differ diff --git a/bricks/gen/newicons/Wire 1x1x48.png b/bricks/gen/newicons/Wire 1x1x48.png new file mode 100644 index 0000000..34de8f1 Binary files /dev/null and b/bricks/gen/newicons/Wire 1x1x48.png differ diff --git a/bricks/gen/newicons/Wire 1x1x65f.png b/bricks/gen/newicons/Wire 1x1x65f.png new file mode 100644 index 0000000..bb6b488 Binary files /dev/null and b/bricks/gen/newicons/Wire 1x1x65f.png differ diff --git a/bricks/gen/newicons/Wire 1x29f.png b/bricks/gen/newicons/Wire 1x29f.png new file mode 100644 index 0000000..9ba491e Binary files /dev/null and b/bricks/gen/newicons/Wire 1x29f.png differ diff --git a/bricks/gen/newicons/Wire 1x39f.png b/bricks/gen/newicons/Wire 1x39f.png deleted file mode 100644 index 8afdb57..0000000 Binary files a/bricks/gen/newicons/Wire 1x39f.png and /dev/null differ diff --git a/bricks/special/rom2.cs b/bricks/special/rom2.cs new file mode 100644 index 0000000..e69de29