add vertical bus bricks; delete redundant diode bricks
This commit is contained in:
@ -38,6 +38,8 @@ datablock fxDtsBrickData(LogicGate_GateNand7_Data){
|
||||
|
||||
numLogicPorts = 8;
|
||||
|
||||
|
||||
|
||||
logicPortType[0] = 1;
|
||||
logicPortPos[0] = "6 0 0";
|
||||
logicPortDir[0] = 3;
|
||||
|
Reference in New Issue
Block a user