2021-07-24 15:32:14 -05:00

128 lines
2.9 KiB
C#

datablock fxDtsBrickData(LogicGate_Rom32x16_Data){
brickFile = $LuaLogic::Path @ "bricks/gen/newbricks/ROM 32x16.blb";
iconName = $LuaLogic::Path @ "bricks/gen/newicons/ROM 32x16";
category = "Logic Bricks";
subCategory = "Special I/O";
uiName = "ROM 32x16";
logicUIName = "ROM 32x16";
logicUIDesc = "";
hasPrint = 1;
printAspectRatio = "Logic";
logicBrickSize = "32 16 1";
orientationFix = 3;
isLogic = true;
isLogicGate = true;
isLogicInput = false;
logicInit =
"return function(gate) " @
" gate.romdata = {} " @
" for i = 0, 511 do " @
" gate.romdata[i] = 0 " @
" end " @
"end"
;
logicInput =
"return function(gate, args) " @
" local data = args[1] " @
" for i = 1, #data do " @
" local c = data:sub(i, i) " @
" gate.romdata[i-1] = (c==\"1\") and 1 or 0 " @
" end " @
" Gate.queue(gate, 0) " @
"end"
;
logicUpdate =
"return function(gate) " @
" if Gate.getportstate(gate, 11)~=0 then " @
" Gate.setportstate(gate, 10, gate.romdata[( " @
" (Gate.getportstate(gate, 1)) " @
" + (Gate.getportstate(gate, 2) * 2) " @
" + (Gate.getportstate(gate, 3) * 4) " @
" + (Gate.getportstate(gate, 4) * 8) " @
" + (Gate.getportstate(gate, 5) * 16) " @
" + (Gate.getportstate(gate, 6) * 32) " @
" + (Gate.getportstate(gate, 7) * 64) " @
" + (Gate.getportstate(gate, 8) * 128) " @
" + (Gate.getportstate(gate, 9) * 256) " @
" )]) " @
" else " @
" Gate.setportstate(gate, 10, 0) " @
" end " @
"end"
;
logicGlobal = "";
numLogicPorts = 11;
isLogicRom = true;
logicRomY = 16;
logicRomX = 32;
logicPortType[0] = 1;
logicPortPos[0] = "31 -15 0";
logicPortDir[0] = 3;
logicPortUIName[0] = "Addr0";
logicPortType[1] = 1;
logicPortPos[1] = "29 -15 0";
logicPortDir[1] = 3;
logicPortUIName[1] = "Addr1";
logicPortType[2] = 1;
logicPortPos[2] = "27 -15 0";
logicPortDir[2] = 3;
logicPortUIName[2] = "Addr2";
logicPortType[3] = 1;
logicPortPos[3] = "25 -15 0";
logicPortDir[3] = 3;
logicPortUIName[3] = "Addr3";
logicPortType[4] = 1;
logicPortPos[4] = "23 -15 0";
logicPortDir[4] = 3;
logicPortUIName[4] = "Addr4";
logicPortType[5] = 1;
logicPortPos[5] = "21 -15 0";
logicPortDir[5] = 3;
logicPortUIName[5] = "Addr5";
logicPortType[6] = 1;
logicPortPos[6] = "19 -15 0";
logicPortDir[6] = 3;
logicPortUIName[6] = "Addr6";
logicPortType[7] = 1;
logicPortPos[7] = "17 -15 0";
logicPortDir[7] = 3;
logicPortUIName[7] = "Addr7";
logicPortType[8] = 1;
logicPortPos[8] = "15 -15 0";
logicPortDir[8] = 3;
logicPortUIName[8] = "Addr8";
logicPortType[9] = 0;
logicPortPos[9] = "31 15 0";
logicPortDir[9] = 1;
logicPortUIName[9] = "Out";
logicPortType[10] = 1;
logicPortPos[10] = "31 -15 0";
logicPortDir[10] = 2;
logicPortUIName[10] = "In";
logicPortCauseUpdate[10] = true;
};
function LogicGate_Rom32x16_Data::Logic_onAdd(%data, %brick) {
lualogic_rom_updatedata(%brick);
}